Coverage Summary Report, Instance-Based

Top Level SummaryLegend and Help


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v

Coverage Summary Report, Instance-Based

Overall Overall Covered Block Expression Toggle FSM State FSM Transition Assertion CoverGroup CoverGroup Covered name
81.77% 81.77% (314/384) n/a n/a 81.77% (314/384) n/a n/a n/a n/a n/a csa_tree_I


Uncovered Block Detail Report, Instance Based

To Top


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v
Number of uncovered blocks: 0 of 0
Number of unreachable blocks: 0
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

Uncovered Expression Detail Report, Instance Based

To Top


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v
Number of uncovered expressions: 0 of 0
Number of unreachable expressions: 0
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

Uncovered Toggle Detail Report, Instance Based

To Top


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v
Number of uncovered signal bits: 70 of 384
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 384
Number of signal bits partially toggled(fall): 0 of 384
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          mantissa_a[63]            
0          0          0          mantissa_a[62]            
0          0          0          mantissa_a[61]            
0          0          0          mantissa_a[60]            
0          0          0          mantissa_a[59]            
0          0          0          mantissa_a[58]            
0          0          0          mantissa_a[57]            
0          0          0          mantissa_a[56]            
0          0          0          mantissa_a[55]            
0          0          0          mantissa_a[54]            
0          0          0          mantissa_a[53]            
0          0          0          mantissa_b[63]            
0          0          0          mantissa_b[62]            
0          0          0          mantissa_b[61]            
0          0          0          mantissa_b[60]            
0          0          0          mantissa_b[59]            
0          0          0          mantissa_b[58]            
0          0          0          mantissa_b[57]            
0          0          0          mantissa_b[56]            
0          0          0          mantissa_b[55]            
0          0          0          mantissa_b[54]            
0          0          0          mantissa_b[53]            
0          0          0          comp_tree_carry[127]      
0          0          0          comp_tree_carry[126]      
0          0          0          comp_tree_carry[125]      
0          0          0          comp_tree_carry[124]      
0          0          0          comp_tree_carry[123]      
0          0          0          comp_tree_carry[122]      
0          0          0          comp_tree_carry[121]      
0          0          0          comp_tree_carry[120]      
0          0          0          comp_tree_carry[119]      
0          0          0          comp_tree_carry[118]      
0          0          0          comp_tree_carry[117]      
0          0          0          comp_tree_carry[116]      
0          0          0          comp_tree_carry[115]      
0          0          0          comp_tree_carry[114]      
0          0          0          comp_tree_carry[113]      
0          0          0          comp_tree_carry[112]      
0          0          0          comp_tree_carry[111]      
0          0          0          comp_tree_carry[110]      
0          0          0          comp_tree_carry[109]      
0          0          0          comp_tree_carry[108]      
0          0          0          comp_tree_carry[107]      
0          0          0          comp_tree_carry[5]        
0          0          0          comp_tree_carry[4]        
0          0          0          comp_tree_carry[3]        
0          0          0          comp_tree_carry[2]        
0          0          0          comp_tree_carry[1]        
0          0          0          comp_tree_carry[0]        
0          0          0          comp_tree_sum[127]        
0          0          0          comp_tree_sum[126]        
0          0          0          comp_tree_sum[125]        
0          0          0          comp_tree_sum[124]        
0          0          0          comp_tree_sum[123]        
0          0          0          comp_tree_sum[122]        
0          0          0          comp_tree_sum[121]        
0          0          0          comp_tree_sum[120]        
0          0          0          comp_tree_sum[119]        
0          0          0          comp_tree_sum[118]        
0          0          0          comp_tree_sum[117]        
0          0          0          comp_tree_sum[116]        
0          0          0          comp_tree_sum[115]        
0          0          0          comp_tree_sum[114]        
0          0          0          comp_tree_sum[113]        
0          0          0          comp_tree_sum[112]        
0          0          0          comp_tree_sum[111]        
0          0          0          comp_tree_sum[110]        
0          0          0          comp_tree_sum[109]        
0          0          0          comp_tree_sum[108]        
0          0          0          comp_tree_sum[107]        

Uncovered Fsm Detail Report, Instance Based

To Top


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v

0 items found

Uncovered Assertion Detail Report, Instance Based

To Top


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v
Number of uncovered assertions: 0 of 0
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

Uncovered CoverGroup Detail Report, Instance Based

To Top


Instance name: tb_top.fma_top_I.csa_tree_I
Type name: csa_tree
File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/csa_tree.v
Number of uncovered cover bins: 0 of 0

0 items found