Coverage Summary Report, Instance-Based
Top Level SummaryLegend and Help
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v |
Coverage Summary Report, Instance-Based
| Overall | Overall Covered | Block | Expression | Toggle | FSM State | FSM Transition | Assertion | CoverGroup | CoverGroup Covered | name |
|---|---|---|---|---|---|---|---|---|---|---|
| 95.45% | 95.45% (84/88) | n/a | n/a | 95.45% (84/88) | n/a | n/a | n/a | n/a | n/a | classifier_floating_point_generic_b_I |
Uncovered Block Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v Number of uncovered blocks: 0 of 0 Number of unreachable blocks: 0 |
Count Block Line Kind Origin Source Code ------------------------------------------------------------------------------ 0 items found
Uncovered Expression Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v Number of uncovered expressions: 0 of 0 Number of unreachable expressions: 0 |
index | grade | line | expression ------------------------------------------------------------------------------------- 0 items found
Uncovered Toggle Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v Number of uncovered signal bits: 4 of 88 Number of unreachable signal bits: 0 Number of signal bits partially toggled(rise): 0 of 88 Number of signal bits partially toggled(fall): 0 of 88 |
Hit(Full) Hit(Rise) Hit(Fall) Signal ----------------------------------------------------------- 0 0 0 classification[7] 0 0 0 classification[0] 0 0 0 neg_inf 0 0 0 pos_inf
Uncovered Fsm Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v |
0 items found
Uncovered Assertion Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v Number of uncovered assertions: 0 of 0 |
Finished Failed Assertion Line Source Code ------------------------------------------------------------------------------------ 0 items found
Uncovered CoverGroup Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.classifier_result_single_I.classifier_floating_point_generic_b_I Type name: classifier_floating_point_generic File name: /home/mfertig/riscv2/riscv_FPU/modules/utils/fpu_classifier_generic.v Number of uncovered cover bins: 0 of 0 |
0 items found