Coverage Summary Report, Instance-Based
Top Level SummaryLegend and Help
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv |
Coverage Summary Report, Instance-Based
| Overall | Overall Covered | Block | Expression | Toggle | FSM State | FSM Transition | Assertion | CoverGroup | CoverGroup Covered | name |
|---|---|---|---|---|---|---|---|---|---|---|
| 97.99% | 97.99% (342/349) | n/a | n/a | 97.99% (342/349) | n/a | n/a | n/a | n/a | n/a | leading_zero_anticipator_I |
Uncovered Block Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv Number of uncovered blocks: 0 of 0 Number of unreachable blocks: 0 |
Count Block Line Kind Origin Source Code ------------------------------------------------------------------------------ 0 items found
Uncovered Expression Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv Number of uncovered expressions: 0 of 0 Number of unreachable expressions: 0 |
index | grade | line | expression ------------------------------------------------------------------------------------- 0 items found
Uncovered Toggle Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv Number of uncovered signal bits: 7 of 349 Number of unreachable signal bits: 0 Number of signal bits partially toggled(rise): 0 of 349 Number of signal bits partially toggled(fall): 0 of 349 |
Hit(Full) Hit(Rise) Hit(Fall) Signal ----------------------------------------------------------- 0 0 0 carry_raw[110] 0 0 0 carry_raw[109] 0 0 0 carry_raw[2] 0 0 0 carry_raw[1] 0 0 0 carry_raw[0] 0 0 0 indicator_string[0] 0 0 0 leading_zeros_ceiled[7]
Uncovered Fsm Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv |
0 items found
Uncovered Assertion Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv Number of uncovered assertions: 0 of 0 |
Finished Failed Assertion Line Source Code ------------------------------------------------------------------------------------ 0 items found
Uncovered CoverGroup Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.leading_zero_anticipator_I Type name: leading_zero_anticipator File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/lza/leading_zero_anticipator.sv Number of uncovered cover bins: 0 of 0 |
0 items found